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Field Effect Transistor(FET) Circuit for

Variable Gain Amplifiers
AGC	 Collector 
Supply 
The problem: 
To design an amplifier that combines improved 
input and output impedances with relatively large 
signal handling capability and an immunity from the
and drains in parallel plus a resistive divider for 
signal and bias to either of the gate terminals. 
How it's done: 
usual adverse effects of automatic gain control. While 	 Cl couples the ac signal into the circuit and LI 
the remote cutoff pentode and some integrated circuits
	
provides a high impedance to the ac signal and a low 
operate in this fashion, they each suffer from major
	
impedance path for the AGC potential. C2, C3 and 
deficiencies. The pentode requires the use of con-
	
C4 are bypass capacitors to provide low impedance 
siderable heater power and demands high dc poten-
	
ac signal paths. R3 and R4 provide a bias for the 
tials, while integrated circuits lack signal handling
	
base of transistor 03. L2 and C5 form a tuned 
capability and are subject to impedance variations
	
resonant circuit which is a load impedance at the ac 
with gain control,
	
operating frequency. RI and R2 form a resistive 
divider that 'divides the ac signal and AGC potential 
The solution:	 applied to the gate of 01 and applies the divided sig-
A circuit that combines the above described ad-
	 nals to the gate of Q2. The two FETs 01 and 02 
vantages throughthe use of two FETs with sources
	 with drains and sources in parallel and their gates 
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tied together through the resistive divider R  and R2, 
produce the remote cutoff feature that makes the 
circuit perform like a remote cutoff vacuum tube. 
At low values of AGC bias both FETs 01 and 02 
contribute to the forward transfer admittance. Since 
the signal is attenuated, 02 does not contribute as 
much to the forward transfer admittance under low 
values of AGC bias as 01 does. As the bias is in-
creased, 01 approaches cutoff more rapidly than Q2 
because the bias applied to 02 is also divided by RI 
and R2. As 01 approaches cutoff, the forward trans-
fer admittance of the circuit becomes controlled by 
02. The AGC bias required to cutoff 02 is larger 
than that required to cutoff 01 by a factor determined 
by RI and R2. By selecting the ratio of RI and R2, 
the dc transfer characteristic of the FETs can be 
optimized for a smooth transition of the transfer 
characteristic or for remoteness of cutoff. Since the 
signal is divided by the resistors, larger signals may 
15e used as 02 approaches cutoff for the same amount 
of distortion in the drain current. 
The grounded base transistor Q3 provides a low 
impedance drain load for 01 and 02. The emitter 
impedance is comparatively low. This factor reduces 
the reverse energy transfer from drain-to-gate of 01 
and 02 and therefore, by reducing the Miller effect, 
reduces input impedance variations as a function of
AGC. The reduction of this Miller effect is a very 
important feature because it virtually eliminates input 
impedance variations as a function of AGC voltage. 
This feature is especially important in RF and IF 
amplifiers where input impedance variations can alter 
the bandwidth and center frequency of the previous 
stage. The output impedance of 03 remains high 
and minimizes the variations in damping across the 
load tuned circuit. 
Note: 
No further documentation is available. Inquiries 
may be directed to: 
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Patent status: 
Inquiries about obtaining rights for the commercial 
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GP, Washington, D.C. 20546.
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